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We present a new analog circuit exhibiting high bandwidth and low distortion, specially designed for signal correlation in an ultra-
wideband receiver front end. The ultra-wideband short impulse signals are correlated with a local pulse template by the correlator.
A comparator then samples the output for signal detection. A typical Gilbert mixer core is adopted formultiplication of broadband
signals up to 10GHz. As a result of synchronization of the received signal and the local template, the output voltage level after
integration and sampling can reach up to 100mV, which is suﬃcient for detection by the comparator. The circuit dissipates about
30mW from double voltage supplies of 4V and 4.4V using 0.24µm SiGe BiCMOS technology. Simulation results are presented to
show the feasibility of this circuit design for use in ultra-wideband receivers.
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1. INTRODUCTION
Ultra-wideband (UWB) communication systems have been
drawing increasing attention in recent years due to their at-
tractive features of high transmission rates and low cost.
UWB systems transmit information through short impulses,
in contrast to traditional wireless communication systems,
which use sinusoidal carriers.
In impulse radio systems, several modulation tech-
niquesmay be deployed including pulse positionmodulation
(PPM) and pulse amplitude modulation (PAM) [1], for all of
which a correlator is an indispensable component for detec-
tion by the receiver [2]. In order to lower the cost and power
of wireless mobile devices, it is necessary to integrate UWB
systems on a single chip, thereby enabling a wide range of
applications in the wireless data communication field. This
process represents a big challenge for current VLSI technol-
ogy, because of the UWB range involved from 3.1GHz to
10.3GHz. At present, only a few publications dealing with
this topic have therefore been published. An integrated UWB
transceiver architecture for low data rates (100Kbps) at low
bandwidth (below 960MHz) using a digital implementation
of the correlator has been described in [3]. Although a cor-
relator can also be implemented in digital format for high
data rates of up to 100Mbps at high bandwidth, direct sam-
pling of 3.1GHz to 10.3GHz frequency signals is ultimately
required, which is almost impossible for current ADC tech-
niques. The advantage of an analog correlator is that it can
process signals in real time and provide a continuous output
at low frequency, and thereby can remove the need for special
requirements for the ADC in the receiver. Analog correlators
are therefore well suited for UWB front-end implementation.
Although some authors [4] have presented a multiple corre-
lator implementation, no details have yet been presented.
The correlator is one of the key parts of the receiver front-
end, which also includes a low-noise amplifier (LNA) and a
comparator [5], as shown in Figure 1. The received signal is
correlated with the local template impulse during a certain
period, normally the pulse repetition period or the symbol
period, and its output is sampled and held to detect whether
there is a signal in the observing window.
A new 3–10GHz analog correlator, composed of a stan-
dard Gilbert cell (GC) [6], a load capacitor, and other sup-
porting circuits, is proposed in this paper. The standard GC
multiplies the received signal with the template, and then the
product is integrated by the load capacitor. In order to eval-
uate the performance of the correlator, a two-tone model is
also described.




Figure 1: Receiver front-end block diagram.
The paper is organized as follows. In Section 2, the prin-
ciples behind the correlator design are described. Results of
some simulations concerning the correlator performance are
then analyzed in Section 3. Finally in Section 4, we present
our conclusions.
2. CORRELATOR DESIGN
A correlator is used to detect the presence of signals with
a known waveform in a noisy background. The output is
nearly zero if only noise is present [2]; otherwise, the en-
ergy of the received signal is integrated with the local tem-
plate waveform for a certain time interval to obtain a high-
voltage output above the a predefined threshold. The cross-






where LO(t) is the local template signal, RF(t) is the input
radio frequency signal of the correlator, and T is the integra-
tion period.
The correlation process can be divided into two steps.
The first step involves multiplication of the received signal
and the reference waveform (local template signal) using a
standard GC. The second step involves integration of the out-
put current via a capacitor. The basic correlator topology is
depicted in Figure 2. The standard GC, as a current-mode
element, outputs the diﬀerential current. The typical resis-
tive or inductive load of a standard Gilbert mixer is replaced
by two current sources and a capacitor across the diﬀeren-
tial output nodes. Because the common-mode part of the
output current is absorbed by the current source load, the
diﬀerential output current is directly fed into the load ca-
pacitor. As a result, the capacitor integrates the current and
outputs a step-like voltage. A switch controlled by an exter-
nal clock is used to determine the integration interval, and
to clear the charge in the capacitor at the end of each inter-
val.
The circuit described in this paper is based on SiGe
BiCMOS technology. This technology, intended for RF, ana-
log, and mixed signal applications, has high-performance
graded-bandgap-base negative-positive-negative (NPN)
transistors, integrated with high-density complementary
metal-oxide semiconductor (CMOS) logic. The minimum













Figure 2: Correlator topology.
ft of the standard NPN transistor is 47GHz. Figure 3
gives a schematic of the circuit design, which consists of
three parts: a predistortion circuit (PDC), a GC, and a
common-mode feedback (CMFB). The values of R1 and
IE are chosen as 10 Ω and 2mA, respectively, as a tradeoﬀ
between linearity and the transconductance of the PDC.
The emitter areas of Q1 and Q2 are chosen to be as small as
possible, in order to increase the diﬀerential voltage Vp. The
GC (Q5–Q10) multiplies the predistorted template Vp with
the received pulses (RF signal), and then outputs the prod-
uct in diﬀerential current mode. The GC is implemented
using bipolar transistors for the following two reasons. The
first reason is that high-speed multiplication is required,
and bipolar transistors have a higher transient frequency
than metal-oxide semiconductor (MOS) transistors. The
second reason is that a GC in a bipolar form has better
linearity than that deployed in MOS transistors, allowing
better compatibility with the PDC. R2 helps to transform
the template voltage to current in a more linear manner.
M′1–M
′
4, M1–M4, and Q11–Q14 are current sources, which
supply bias currents for the GC and CMFB circuits. Because
an active load is used, it is necessary also to add a CMFB
circuit to determine the output common-mode voltage and
to control this voltage to be equal to a specified value VCM.
The CMFB circuit includesM5–M8 and Q13–Q14. The values
of M5–M8, Q11–Q14, M1–M4, and M′1–M
′
4 are matched, so
that the output common-mode voltage should be equal to
VCM under steady-state conditions, with transistors M5–M8
operating in the triode region [6]. In practice the base cur-
rents of Q5–Q12 cannot be neglected, therefore the current
“above” the GC (IB1 in Figure 2) is not exactly equal to the
current “below” it (IB2 in Figure 2). Because the correlator
and LNA are integrated in the same chip, port impedance
matching is not considered here.
3. SIMULATION RESULTS
The circuit shown in Figure 3 has been simulated using Ca-
dence Spectre with the Gummel-Poon NPN model and the









































Figure 3: Schematic of the correlator.
BSIM3v3.2 intrinsic MOSFET model presented by IBM. In
the following, some selected simulation results are shown
and analyzed.
3.1. Correlator characteristics
We have chosen to describe the correlator characteristics in
the frequency domain. There are two reasons for this choice.
(1) In current EDA simulation systems, frequency-
domain simulation techniques are the most popular,
and provide an eﬀective way to describe and control
the behavior of a circuit, especially for frequency trans-
lation circuits.
(2) For testing a RF circuit, tones of specified frequency
are more easily available than short pulses in a time
domain.





where X(ω) and Y(ω) are the Fourier transformations of the
input signals, and ⊗ denotes convolution.
A two-tone model has been developed in this work.
When the RF and LO ports are both driven by single-tone
drivers with frequencies ofω1/2π andω2/2π, respectively, the































ωsum = ω1 + ω2,
ωdiﬀ = ω1 − ω2,
ϕsum = ϕ1 + ϕ2,
ϕdiﬀ = ϕ1 − ϕ2,
(4)
and where k and c are both constants.
The output of an ideal correlator can therefore be
thought of as containing two tones, namely, a summary-
frequency tone (ST) ωsum and a diﬀerential-frequency tone
(DT) ωdiﬀ . In the above equation, the ratio of the first term
(ST) to the second term (DT) is ωdiﬀ /ωsum. Figure 4 shows
the simulated diﬀerential-voltage spectrum gain of a peri-
odic steady-state analysis, using 5GHz and 4GHz for the RF
and LO frequencies, respectively. It can be seen in this fig-
ure that the DT gain is 0.35dB and the ST gain is −19.4dB.
The harmonics that interfere most with the output are DC
and LO harmonics. From this simulation we can obtain the
harmonic distortions as
HD0 = Amplitude of DC/fundamental = −51.4dBc,
HD4 = Amplitude of LO/fundamental = −31.8dBc,
where in this case, the fundamental is the DT, and the ampli-
tudes of LO and RF are 50mV and 20mV, respectively.
As a performance measure of the correlator, we borrow
the conversion gain usually used for a mixer. The ST gain
versus LO frequency, with LO frequency swept from 3GHz
to 10GHz, is shown in Figure 5. The IF frequency is the dif-
ference between the RF and the LO frequencies and is fixed
at 1GHz, which means that the RF frequency is swept from
4GHz to 11GHz. Because an integrator is a lowpass filter
with a DC pole, the gain decreases with increasing frequency,
as expected.




































Figure 5: Comparison of the simulated and the ideal ST gain (RF−
LO = 1GHz).
Values of the output capacitances, including Co, the gate-
drain capacitance ofM1–M2 and the gate capacitance ofM5–
M6, will change as the output frequency increases, which
will aﬀect the ST behavior. To measure the high-frequency
performance of the correlator, the output ST gain is com-
pared with the ideal curve generated from the DT by adding
20 log(ωdiﬀ /ωsum) to the DT gain (in dB). The quality factor
of the capacitor decreases at high frequency, that is, becomes
less capacitive, thus the simulated ST decreases less than the
ideal value. Although the error between the two curves also
increases with increasing frequency, as shown in Figure 5,
this problem is not serious becauseωsum also increases, which
results in a reduction of the error at high frequencies. The fol-






= ∣∣10E(ωsum)/20 − 1∣∣ ωdiﬀ
ωsum
, (5)
where GST is the simulated ST gain, G′ST is the ideal gain, and
E(ωsum)is the unnormalized ST gain error in dB.
Figure 6 shows the normalized ST gain error versus LO










































Figure 7: Output amplitude of DT versus RF amplitude (RF =
5GHz, LO = 4GHz).
with increasing frequency, and its value remains below 2%
during the bandwidth region-of-interest.
The amplitude of the output DT versus the input RF sig-
nal is shown in Figure 7. The simulation shows that the con-
version gain will saturate at approximately 150mV of RF am-
plitude, which defines the maximum input value for the ap-
plication of this circuit.
When the spectrum of the UWB signal is sampled with a
1GHz frequency spacing, that is, the pulse signal is repeated
every 1 nanosecond in the time domain, the spectra of the
input signals are
X(ω) = x(−ω) + x∗(ω),



















ω0 is the frequency spacing,N andM are the harmonic num-
bers, and xi and yi are the sampled values.
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Table 1: Maximal normalized ST gain error.
IF (GHz) 1 2 3 4 5 6 7
εmax(%) 1.73 2.92 6.13 8.43 14.3 13.8 17.5































where (1) and (4) are STs while (2) and (3) are DTs. In
the two-tone frequency-swept simulation, the diﬀerence be-
tween the LO and RF frequencies is fixed at ω0, therefore the
correlator output spectrum at ω0 is the weighted sum of all
DT simulation results. The high-frequency distortion of the






γxd,s γyd,s εd,s, (9)
where εd,s is the normalized ST gain error described before,
for summary and diﬀerential frequencies of the two input
signals of sω0 and dω0, and where s, d, and k are all posi-
tive integers. The two coeﬃcients γxd,s and γyd,s are the am-
plitude ratios of the actual input spectrum (that contributes
to the specified ST (i.e., kω0) in the two-tone model) to the
corresponding spectrum in the simulation. P is the number
of possible combinations of any two tones. Table 1 gives the
maximal normalized error for several diﬀerent tow-tone sim-
ulations.
The noise performance defines the minimum limit of the
input signals that can be processed by the circuit. The simu-
lated single side-band (SSB) noise figure (NF) of the correla-
tor is 16 dB at 1MHz, for a LO frequency of 4GHz. The ma-
jor contributor to the noise is the active load. Device sizing
to reduce noise is limited by the eﬀects of loss in bias-voltage
headroom and output dynamic range.
3.2. Transient simulation
In this section, we focus on the time-domain performance
of the correlator. A UWB system is immune to multipath
fading because it uses narrow pulses and can resolve reflec-
tions. Many resolvable path lengths between a given trans-
mitter and receiver exist, and can be used for communica-
tion. In UWB applications, the received signals may also be
distorted by the wireless channel, both indoor and outdoor.
The multipath problem and the distortion of received sig-
nals during transmission in a wireless environment can be
solved by the following baseband processor. Consequently,
in the front-end, only the magnitude and polarity of input













































Figure 8: Transient simulation with RF and LO synchronized (the
p-p voltage of both the RF and LO pulses is 160mV; τm = 177.2
picoseconds and T = 5 nanoseconds).


















where τm = 177.2 picoseconds and T = 5 nanoseconds.
The RF and LO pulses are time-shifted versions of s(t), with
a 144mV p-p value for each. At the diﬀerential input port,
the negative node is fixed to the bias voltage, and the pulse
is added onto the positive net in the simulation. There are
two possible kinds of application for the correlator. One re-
quires integration of the output every pulse and detection
of a single pulse, and the other requires integration for one
symbol, including several pulses. The curves in Figures 8
and 9 show the simulation results of the above two kinds
of applications, where the input pulses (RF and LO) are as-
sumed to be exactly synchronized. As seen in Figure 8, after
the cross voltage of the capacitor reaches its peak value of
about 120mV, the capacitor is shorted and discharged by the
MOS switch and the output voltage then decreases to near
zero. Figure 9 shows the result of ten pulses integrated to-
gether to form a ladder-like output; the peak voltage is about
300mV.






























































Figure 9: Transient simulation with RF and LO synchronized (the
p-p voltages of the RF and LO pulses are 144mV and 72mV, re-
spectively; τm = 177.2 picoseconds and T = 5 nanoseconds).
The negative feedback composed of the active load and
Co will lead to a discharge of this capacitor, as illustrated by
the output voltage dropping after integration of each pulse.
This phenomenon becomes more obvious with increasing
voltage across the load, as shown in Figure 9. For example,
if a current flows from Vo+ to Vo−, causing Vo+ to increase,
the drain-source voltage of M1 in Figure 3 will decrease and
so will the drain current of M1, which will then lower the
capacitor charging current, or alternatively generate a neg-
ative discharging current on the capacitor after the integra-
tion. A cascode positive-channel metal-oxide semiconductor
(PMOS) active load is used to increase its output resistance
and to reduce the negative discharging current, though as a
tradeoﬀ, this results in an increase of the power supply volt-
age.
Figure 10 shows the output peak voltage versus the time
that the centers of RF pulses are ahead of the LO pulses. It
can be seen that the maximum of the peak voltage occurs
at 20 picoseconds (i.e., when the LO pulses are 20 picosec-
onds earlier than RF pulses), which means that the latency
of the predistortion module is about 20 picoseconds. This
latency should be considered during signal acquisition and
synchronization. The integration voltage on the capacitor
load is sampled and the diﬀerence between the RF and LO























Figure 10: Peak voltage value versus the relative time (that the cen-
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Figure 11: Output peak voltages versus LOmagnitude and polarity.
Simulations of diﬀerent pulse magnitude and polarity are
shown in Figure 11 (all voltages in the figure are peak-to-
peak values; single-pulse correlation case). As the input volt-
age increases, the output grows linearly until one of the two
input signals begins to saturate. The response has a larger dy-
namic range for positive pulses than the negative pulses on
the RF port because the collector current of Q9 or Q10 will
decrease when a negative pulse exists on the base of these
transistors; decreasing the gain of the GC.
4. CONCLUSION
This paper has presented the design of a 3–10GHz correla-
tor for use in a UWB front-end. A standard GC is imple-
mented with active current-source load, which can force the
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output diﬀerential current to flow through a capacitor, lead-
ing to current integration on the capacitor. A novel tech-
nique for performance measurement of the correlator has
been developed. The results of several simulations demon-
strate that the new circuit design is practicable for impulse
radio systems.
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